Abstract-Recently, short-distance high-speed wireless communication using a 60 GHz band has been studied for mobile application. To realize higher-speed wireless communication while maintaining low power consumption for mobile application D band (110-170 GHz) is promising since it can potentially provide a wider frequency band. Thus, we have studied D-band CMOS circuits to realize low-power ultrahigh-speed wireless communication. In the D band, however, since no sufficient device model is provided, research generally has to start from device modeling. In this paper, a design procedure for D-band CMOS circuits is overviewed from the device layer to the system layer, where the architecture is optimized to realize both low power and high data transfer rate. Finally, a 10 Gbps wireless transceiver with a power consumption of 98 mW is demonstrated using the 135 GHz band.
. Evolution of data rates in wireline and wireless communications [1] .
speed than that of the 60 GHz one, we have to study wireless communication with higher carrier frequency than that with 60 GHz. This is one of the motivations of studying wireless communication with D band, which is allocated in the lowest frequency band in short millimeter wave.
Transmitter and receiver integrated circuits based on CMOS, which has the ability to realize such circuits with low power consumption at a low cost compared with those based on compound semiconductors [15] , [16] , are expected to become widespread. Although high-frequency characteristics of silicon devices were inferior to those of compound semiconductor devices such as GaAs MESFETs and InP HBT, the transceiver system utilizing compound semiconductor also dissipates a large amount of power. On the other hand, owing to the miniaturization of gate length, the maximum operation frequency (fmax) of NMOSFET in CMOS technology exceeds 300 GHz even in mass production technology. The fmax of NMOSFET also continues to increase and is expected to be 1 THz in around 2020 according to the prediction based on the International Technology Roadmap for Semiconductors (ITRS) 2012 RFAMS [17] , as shown in Fig. 2 . Considering system integration, particularly mobile application, CMOS circuits should be a strong candidate in even the D band.
In this paper, the design of promising D-band CMOS circuits for future mobile communication is described from device to system layers, and finally, ultrahigh-speed wireless communication is demonstrated.
II. DEVICE DESIGN AND MODELING IN D BAND
As shown in Fig. 3 , generally, there are three layers for realizing the CMOS chip, namely, device, circuit and system layers.
0018-9200 © 2013 IEEE Fig. 2 . Evolution of maximum operation frequency of NMOSFET [17] . The improves independently of the transistor structure. In each layer, there are three tasks to accomplish, namely, design, measurement and modeling. The starting point for general analog and radio-frequency (RF) CMOS designers is the circuit layer. The process design kit (PDK) is usually prepared by a foundry, and the designers do not have to design and characterize devices and establish the model, which is considered to be device engineers' duty. However, on the other hand, millimeter-wave designers sometimes have to start from the design of the device layout, since the PDK for millimeter wave, particularly for the D band, is not necessarily provided. Therefore, customization of the millimeter-wave region from the original PDK is generally necessary even though foundry PDK is also utilized. As a result, the most different layer between analog/RF and millimeter-wave designs is the device layer. In the case of layout for millimeter wave, it is not easy to apply layout parasitic extraction since not only parasitic capacitance and resistance affect the performance, but inductance as well. Moreover, the parasitic inductance is not easy to extract without using a three-dimensional electromagnetic simulator, which requires a large computation cost. As a result, applying layout-parasitic extraction (LPE) for the whole chip is impossible. To solve this problem, we adopt the layout without using a parasitic wire connect or LPE as shown in Fig. 4 , which is named bond-based design [18] , [19] . In the bond-based design, all the devices used are in tile layout with the same interface All the devices in the millimeter-wave CMOS circuits have the same interface as transmission lines have, so that all the devices can be bonded without using wires. This layout is called bond-based design [19] , [20] .
as those of the transmission lines. Thus, MOSFETs, pads, and capacitors as well as transmission lines including L-shape bend and T-shape junction have the same ground-signal-ground interface when a coplanar waveguide is adopted in the transmission line. In this case, after device parameters are optimized by circuit simulation, all the device tiles according to the optimization results are bonded with the same transmission line interface. This design style can minimize the discrepancy between the circuit results and measurement results. However, when the bond-based design is used, the device model, including transmission line interface, is necessary.
Precise measurement is also important for robust device modeling. One of the techniques of precise measurement is position control of the high-frequency probe. Since the wavelength decreases with increasing frequency, even a small fluctuation of the probing position on a pad can affect measurement precision. We use scotch-tape markers on the display, monitoring the silicon chip surface with a microscope, as shown in Fig. 5 . By this technique, the probing position and scratch shapes look almost the same even if two probes are moved manually for different distances between probes, as shown in Fig. 6 . This is because both start and end points of the probe skating are well controlled approximately within one micrometer. Note that the lateral resolution of landing the probes shown in the y-direction is also controlled using chip positioning markers on the display. After the devices are measured, modeling for the D band is established. Here, although the MOSFET model provided from the foundry may not meet the short-millimeter-wave band, it is still helpful since valuable information, such as dc characteristics with threshold variation, is included. Thus, we focus on the error between the provided model and short-millimeter-wave characteristics, and try to establish the error model. Conventionally, studies on the extraction of MOSFET parameters in the millimeter-wave region have been reported [20] - [24] . In these studies, the subcircuit extension model, comprising series inductors and parallel capacitors, was used for a simple RF model, such as that shown in Fig. 7(a) . The reported method of parameter extraction can be used to explain the behavior of a MOSFET up to microwave frequency range and at a fixed biasing point. However, the method cannot be used to explain the behavior over a broad frequency range nor at the desired biasing points, as shown in Fig. 7 (b). In the conventional subcircuit model, the topology is determined first, and a non-quasi-static (NQS) effect caused by the delay from the stimulation of gate voltage to the reaction of drain current cannot be considered unless the core compact FET model takes it into account. As a result, it is difficult to match all the scattering parameters between measurement and simulation results as shown in Fig. 7(b) . Although the NQS delay is typically 0.1-0.2 picoseconds [25] and it is insignificant in microwave, it affects the device performance significantly in the terahertz region. Measured NQS delays of a MOSFET with 40 nm process after removing parasitic resistances are shown in Fig. 8 . Note that not all the foundries provide the compact model with sufficiently precise NQS effect in the terahertz region although the NQS is sometimes considered in the original compact model. To address this issue, we modeled the wrapper admittance matrix derived by subtracting admittance matrices obtained from the simulation results using the provided PDK model from the matrices obtained from the measured results , as shown in Fig. 9 (a) [26] . This error term has four elements of the 2 2 admittance matrix. Note that and of are different if the NQS is not precisely considered. Each element of the 2 2 error matrix is modeled by four equivalent circuit branches, and and branches are connected to voltage-controlled voltage sources. Admittances in four branches are derived from four elements of as (1) , characteristics of each branch in frequency domain are approximated by rational polynomial Laplace functions, orders of which should be optimized to fit the measured results. Additionally, although temperature dependency can be implemented in the Y-wrapper model by using temperature-dependent passive branches, it is not considered yet in the current Y-wrapper model.
III. ULTRAWIDE-FREQUENCY D-BAND AMPLIFIER
Now, we can identify the starting point of the circuit design. One of the advantages of utilizing the D band is potential avail- ability of wide-frequency band. If we can utilize a wide-frequency band, simple modulation such as amplitude-shift keying (ASK) can be adopted to realize low power consumption. Note that since the envelope of a communicating signal is formed with the amplitude variation, demodulation fails when the envelope of the signal collapses. As a result, the ASK requires a flat frequency response of both gain and group delay to preserve the envelope. For example, as shown in Fig. 13 , a large variation of either gain or group delay degrades the ASK envelope at the output of the amplifier. Here, in the microwave ultrawide band (UWB), a technique using a group delay equalizer has been proposed to keep the group delay constant in the target frequency band [27] . However, this technique increases the power consumption and decreases the communication speed owing to the equalizer, which adjusts the group delay using passive devices with a considerable insertion loss. On the other hand, when an amplifier with a constant group delay is achieved, no gain degradation due to the equalizer occurs, and the receiver can obtain sufficient sensitivity. Flat gain and group delay of the amplifier can be achieved by properly distributing, the poles of inter-stage matching networks. Design details are described in [28] . We have fabricated the D-band wideband amplifier using standard 1P12M 65 nm CMOS technology. Fig. 14 shows a six-stage wideband 140 GHz CMOS amplifier, which comprises one cascade stage and five common-source stages. As shown in the chip micrograph, this amplifier is based on the bond-based design. In the amplifier micrograph, dedicated decoupling capacitors, named zero-ohm transmission line, are shown at the end of the short stub [29] . Measured gain and group-delay performance are shown in Fig. 15(a) , where simulated results are also shown for comparison. The performances are compared among conventional millimeter-wave amplifiers [30] - [35] , as shown in Fig. 15(b) . With careful optimization of device parameters, we have successfully demonstrated a gain bandwidth of 12 GHz within 0.1 dB ripple, and ps group delay within the 3 dB bandwidth of 27 GHz. 
IV. 135 GHZ LOW-POWER AND HIGH-SPEED WIRELESS COMMUNICATION CHIPSET
To realize high-speed wireless communication with low power consumption, we fabricated an ASK transceiver chip set. To achieve an ASK transceiver in sub-terahertz region, frequency multipliers in a transmitter and sub-harmonic mixers in a receiver were used in [40] . However, multiplier-based architecture consumes large power due to considerable insertion loss in frequency-multiplying operation. The building block without using multiplier-based architecture used in this study is shown in Fig. 16 . As shown in Fig. 16 , simple architecture is realized utilizing ASK modulation, where power-hungry PLL, ADC/DCA and DSP are not necessary [5] , [13] . As a result, low power consumption is realized. On the other hand, a wide frequency band is required for ASK modulation. For example, 10 Gbps ASK modulation requires at least a 10 GHz bandwidth. It is not sufficient to use a 60 GHz band, where at most a 9 GHz total bandwidth is available. On the other hand, a wider frequency band is potentially available above 100 GHz [36] , where mainly passive applications such as radio astronomy and earth exploration satellite are allocated. We chose the 135 GHz band to avoid the conflict of frequency bands allocated exclusively to passive applications, as shown in Fig. 17 [37] . Fig. 18 . Block diagrams of (a) conventional ASK transmitter and (b) proposed power-amplifier-free ASK transmitter. By using push-push oscillator and a matching modulator, comparable output power is obtained without using a power amplifier. 
A. Transmitter Chip
The ASK transmitter module has only an oscillator and an ASK modulator. A building block of a general ASK transmitter is shown in Fig. 18(a) , where a power amplifier is required to realize sufficient output power for wireless transmission. Since the power amplifier consumes typically half of the transmitter power, we can reduce the power consumption by half if the power amplifier is omitted. Fig. 18(b) shows the proposed transmitter. To increase the output power of the oscillator, a push- push oscillator, generating a second harmonic signal, is adopted instead of using a fundamental oscillator. Although the fundamental signal is generally stronger than the second-harmonic signal, the output power of the buffer is small. Fig. 19 shows the simulated output power and power consumption of a fundamental oscillator as a function of load impedance. To achieve a high frequency, the core gate width should be smaller than that of push-push one and the output power may be improved up to dBm at the optimized load of 500 . However, 500 is hardly achieved by the gate of a MOSFET buffer since the input resistance increases up to only 132 by decreasing the gate width up to 1 m at the frequency of the VCO. On the other hand, in the case of the push-push oscillator, since the fundamental oscillation frequency is half of 135 GHz and no buffer MOSFET is required, the core MOSFET can be large, which can generate a larger output power. When the parameter is optimized, dBm output power can be available. Additionally, when the power amplifier is omitted, the ASK modulator and output matching network can be merged, which reduces the total insertion loss. As a result, sufficient output power can be available even if the power amplifier is omitted.
The output power of the push-push oscillator varies depending on the load impedance. Output-power contour as a function of load impedance is shown in Fig. 20(a) , which is obtained from load-pull simulation based on periodic steady state (PSS) analysis. As shown in Fig. 20(a) , the capacitive load can increase the output power of the push-push oscillator. Fig. 20(b) shows schematics of a transmitter. The modulator comprises two shunt switches and a series transmission line (TL2). TL1 is a power feed for an oscillator. By changing the parameters of TL1, TL2 and the coupling capacitor, the load of the oscillator is adjusted. Note that the shorter length of TL2 degrades the on-off ratio of the ASK modulator as shown in Fig. 21(a) . Trajectories of the load impedance of the oscillator with changing TL1, TL2 and C1 are shown in Fig. 21(b) . The load impedance should be optimized within the sufficient on-off ratio. Measured output spectrums of the modulated and unmodulated transmitter output is shown in Fig. 22 , where the on-off ratio of the modulator is 19 dB. Note that the output frequency slightly changes from 135.49 GHz to 135.32 GHz, when the ASK modulator is turned on to off. The measured output power and the power consumption of the transmitter are shown in Fig. 23 . Measured output power from the transmitter is smaller than the expected one obtained from the simulation results even though the insertion loss by the modulator is considered. One of the reason of the discrepancy is that nonlinear characteristics of the D-band MOSFET model is not sufficiently accurate. Phase noise of the transmitter is shown in Fig. 24 when the modulator is on. Phase noise at 1 MHz offset is dBc/ .
B. Receiver Chip
The receiver comprises the D-band amplifier, detector, and limiting amplifier with dc offset cancellers. The envelope detector is realized by a common-source amplifier with gate bias of near threshold voltage to maximize nonlinearity [38] . As described in Section 3, the flatness of gain and group-delay frequency response are important for high-speed ASK modulation. Note that the detector and D-band amplifier operate in the 135 GHz band, as shown in Fig. 25(a) . As a result, the total frequency response of the D-band amplifier and detector should be flat with regard to gain and group delay to achieve a high data rate. Here, since the detector converts 135 GHz to the base band, the input frequency of the D-band amplifier and the output frequency of the detector are different, where normal S-parameter analysis cannot be applied. To check the frequency flatness with regard to gain and group delay, the ideal mixer and oscillator module are inserted in the circuit simulation as shown in Fig. 25(b) . In this case, the base-band signal is applied at the simulation input, which is upconverted at the input of the D-band amplifier and downconverted by the detector. As a result, gain and frequency flatness can be checked in the base-band frequency. Since the input signal of the detector is the data modulated by the D-band carrier and downconverted to baseband, we firstly evaluated the frequency response of the detector utilizing the same method shown in Fig. 25(b) . Then, the frequency response of the D-band amplifier is designed to compensate the frequency response of the detector to achieve total flat response. shown in Fig. 27 . Although no measurement results of total frequency response of the D-band amplifier and the detector, as shown in [39] , are available, sufficient frequency characteristics are indirectly confirmed by the measurement results of communication test described in the next subsection.
C. Measurement
This transceiver chip set is fabricated with 40 nm CMOS technology. Chip micrographs of the transmitter and receiver are shown in Fig. 28 . The core area is 0.32 mm for a transmitter, where the chip area is reduced by the power-amplifier-free architecture. The chip size of the receiver is 0.8 mm 2.1 mm. Fig. 29 shows the measurement setup of the wireless test using the transceiver chip set. The wireless test is realized using two probe stations, and two horn antennas are directly connected to the waveguide probes. A pseudorandom-bit signal (PRBS) is applied for the digital input of the transceiver. The distance between two horn antennas is 10 cm. Note that the PA will be necessary if longer communication distance is required. The eye diagram obtained at the receiver output in the case of 10 Gbps data rate is shown in Fig. 30(a) . Fig. 30(b) shows bit error rate as a function of data rate. The bit error rate is less than below 10 Gbps. It is found that the error-free maximum data rate is 10 Gbps. Fig. 31 shows the measured power consumption of the transmitter and receiver. Fig. 32 shows the comparison of short-millimeter-wave transceivers. The power consumption of our transceiver is 98 mW, where the power consumptions of a transmitter and a receiver are 18 and 80 mW, respectively. This is the lowest power consumption among short-millimeter-wave transceivers.
V. CONCLUSION
In this paper, an overview of chip development for the D band is described. To realize the D-band circuits, device optimization, as well as circuit optimization, is generally necessary. By carefully optimizing the device layout and model, we realized a 135 GHz 98 mW 10 Gbps ASK transmitter and receiver chipset fabricated with 40 nm CMOS technology. In the chipset, a power-amplifier-free architecture is adopted in the transmitter to realize low-power operation, and codesign of the D-band amplifier and detector is applied in the receiver to realize a high data rate. The chipset was verified with a wireless propagation test with 10 cm distance. As a result, the CMOS transceiver operating over 100 GHz will be one of the candidates for high-speed and low-power wireless applications. 
